Abstract: This paper proposes an all-digital-phase-locked-loop (ADPLL)-based clock-and-data-recovery circuit (CDR) for the baseband circuit system. To apply for different data-rate, a programmable ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback